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ABSTRACT OF THE DISCLOSURE 
A comparator circuit is provided in which two non- 
varying voltages to be compared are fed through a differ- 
ential amplifier to respective ones of a pair of input tran- 
sistors connected in a differential amplifier configuration. 
The emitter-collector circuits of the input transistors are 
connected through the emitter-collector circuits of respec- 
tive ones of a pair of amplifying transistors and through a 
gate circuit to a D-C potential, the amplifying transistors 
serving as loads for the input transistors. 
A first output is derived at a point between one of the 
input transistors and the amplifying transistor connected 
serially therewith. This output is applied across a dummy 
load and is also directed through feedback networks to the 
other input transistor and the other amplifying transistor. 
A second output is derived between the other input tran- 
sistor and the other amplifying transistor. This second out- 
put is fed to a NAND circuit and is also directed through 
feedback networks to the one input transistor and the 
amplifying transistor connected therewith. 
The invention described herein was made by an em- 
ployee of the United States Government and may be 
manufactured and used by or for the Government of the 
United States of America for governmental purposes with- 
out the payment of any royalties thereon or therefor. 
The present invention relates generally to comparator 
circuits and relates more particularly to circuits for com- 
paring one input voltage to another to determine which is 
larger. 
There are a number of prior electrical control devices 
which may be utilized for comparing voltages or currents. 
An example is a Schmitt trigger circuit which produces 
an output pulse when an input voltage is above a prede- 
termined threshold value. The problem with the Schmitt 
trigger circuit and many of these prior cornparlor circuits 
is that there is not complete symmetry between the por- 
tions of the circuits associated with each input. The lack 
of symmetry contributes substantially to temperature drift 
between these portions of the circuit. 
As will be seen, comparing the input signals different- 
ially helps to cancel the drift and eliminates other prob- 
lems occurring because of the lack of symmetry. How- 
ever, there are very few prior circuits which are capable 
of comparing two voltages differentially and these few do 
not have good common mode rejection. Many of the prior 
circuits in addition have considerable hysteresis and stil! 
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exhibit considerable drift with temperature change in spite 
of the differential comparison. 
These systems are not entirely suitable, therefore, for 
use in satellites and other space vdhicles, for example, 
which require low power consumption, low heat generation 
and high reliability. Finally, many of the prior compara- 
tor circuits are not compatible with digital type control 
systems which are highly reliable and are preferred for 
space vehicles and the like. 
The present invention provides a comparator circuit 
which meets all these requirements. The present compara- 
tor circuit provides a true differential comparison of the 
input signals. The portions of the circuit associated with 
each input are perfectly symmetrical and cancel sub- 
stantially the temperature drift of these circuit portions. 
The present comparator circuit provides sufficient common 
mode rejection so that its operation is not degraded by a 
0.25 volt change in common-mode voltage. 
In a preferred form, the inputs to the present compara- 
tor circuit are introduced to a differential amplifier section 
of the comparator circuit. The differential amplifier section 
provides gain and common mode rejection. Its perfect 
symmetry cancels substantially the temperature drift of 
its respective halves or sides. 
The comparator circuit is normally de-energized and is 
energized to make a comparison only for the duration of 
an energizing control pulse introduced at a control pulse 
input. The input signals to be compared are allowed to 
settle in the comparator circuit for a short period before 
the circuit is energized. 
Where two input signals are to be compared, each side 
of the comparator circuit includes effectively two amplifier 
sections connected to the opposite sides of the differential 
amplifier section and a feedback circuit from an output 
of each amplifier section to the opposite side input of the 
differential amplifier section. The outputs of the amplifier 
sections are the outputs of the comparator circuit. 
The comparator circuit also operates similarly to a 
common mode, bistable multivibrator in that it will  as- 
sume one of two stable states depending upon which input 
is larger. When the two signals to be compared are in- 
troduced and allowed to setttle in their respective sides of 
the differential amplifier section and the comparator cir- 
cuit is energized, the particular input side of the differen- 
tial amplifier section receiving the largest input signal will 
pass more current to its amplifier section so that its output 
signal is larger. The feedback circuit connecting this am- 
plifier section to the input causes regeneration until finally 
its side of the differential amplifier is fully conducting and 
the other side is shut off. The comparator circuit is then 
stabilized with a voltage signal appearing at only one of 
the two outputs of the comparator circuit thereby indicat- 
ing which input signal is the larger. 
The present invention will be better understood by those 
skilled in the art from the following specification and the 
accompanying drawing in which: 
FIGURE 1 is a schematic diagram of a comparison 
system utilizing the comparator circuit of the present 
invention. 
FIGURE 2 is a schematic representation of the com- 
, parator circuit of the present invention. 
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FIGURE 3 is a detailed circuit diagram the com- applied to voltage point 28 except when a comparison is 
parator circuit of the present invention. to be made, as indicated by the positive pulse provided 
Referring now to the drawings, a preferred form of the to the conductor 19. A negative 6-volt suppiy is continu- 
comparator circuit of the present invention is designated ously provided to a conductor 32 connected through a re- 
generally by the reference character 11 in FIGURES 1, 2. sistor R11 to be movable tap of a balancing potentiom- 
In FIGURE 1, two unknown voltages or currents to be eter R12. When power is applied to the circuit at point 
compared are introduced to the inputs of a conventional 28 by turning on the gate circuit 29, the comparator 
low level differential amplifier 12 via conductors 13, 14. circuit 11 will assume one of two stable states, the par- 
In the comparison system shown, two unknown voltages ticular stable state being dependent upon the relative mag- 
(or currents) may be compared or an unknown voltage 10 nitudes of the inputs supplied on input conductors 15, 16. 
may be compared against a known reference voltage. The The input voltages (or currents) to be compared as 
differential amplifier 12 shown in FIG. 2 amplifies the supplied on input conductors 15, 16 flow through resistors 
difference between the unknown voltages on the conduc- R22, R9 to the base of the transistor Qla and through re- 
tors 13, 14 and provides this amplified difference to inputs sistors R23, R14 to the base of the transistor Qlb, re- 
1, 2 of the comparator circuit 11 via conductors 15, 16 15 spectively. When no positive voltage is applied to the com- 
as shown in FIG. 3. parator circuit via the gating circuit 29, there can be no 
A conventional AND circuit 20 has two inputs con- collector current flow in the transistors Qla, Qlb so that 
nected to the input conductors 13, 14 and an output con- their emitter currents are the same as their base currents 
nected to a first delay circuit 17 via a conductor 18. The and flow to the negatjve power supply on the conductor 
AND circuit 20 provides a means of indicating to the 20 32 through the balancing potentiometer R12 and the re- 
delay circuit 17 that the voltage (or current) signals sistance R11. The balancing potentiometer R12 is ad- 
to be compared are presented at both inputs. The delay justed to compensate for small differences between the left- 
circuit 17 is a conventional single-shot multivibrator hand and right-hand halves or sides of the comparator 
which produces a positive voltage pulse on its output con- circuit which must be electricaly identical for optimum 
nected to a conductor 19 a short period, for example, 25 circuit performance. 
700 microseconds, after an input signal is introduced at  When the positive power supply is provided to the 
its input via conductor 18. A positive voltage signal ap- Comparator circuit 11 by the gating circuit 29 in response 
pearing on the conductor 19 is introduced to a pulse con- to a positive pulse on the conductor 19 from the delay 
trolled input of the comparator circuit 11 and also to circuit 17, then the transistors Qla, Qlb are slightly for- 
the input of a second delay circuit 21. The positive pulse 30 ward biased. The forward biased signals occurring at the 
introduced to the pulse controlled input of the com- cdlectors of the transistors Qla, Q l b  are coupled to the 
parator circuit 11 turns on the comparator circuit 11 for bases of transistors Q2b, Q2a, respectively, The coupling 
the duration of the positive pulse to cause it to make a between the coilector of transistor Qla and the base of 
comparison of the two voltages presently introduced at transistor 426 is through a network comprising a resistor 
its two inputs. The delay circuit 21 is a conventional, 35 R2, a conductor 25, a resistor R5 and a capacitor C5. 
single-shot mdtivibrator which produces a positive out- The coupling circuit between the collector of the tran- 
put pulse to its output conected to a conductor 22 a very sistor Qlb and the base of the transistor Q2a is through 
short period, for example 50 microseconds, after an input the network comprising a resistor R15, conductor 36, and 
pulse is introduced to  its input on conductor 19. resistor R4 and a capacitor C4. Energization of the cir- 
The system shown in FIGURE 1 determines whether 40 cuit at Point 28 by the positive power supply forces the 
the input voltage introduced at input 1 is larger or smaller comparator circuit 11 to assume one of its two stable 
than the input voltage introduced at  input 2. If the volt- sates. In one stable state, the transistors Qla and Q2b are 
age at input 1 is larger than that at input 2, then a vel- saturated and transistors Qlb and Q2a are cut off. If the 
age signal appears at an output of the comparator con- other stable state, these conditions are exactly reversed. 
nected to a conductor 23. If the input voltage signal bn 46 Which set of transistors will become saturated or  turned 
the input 1 is lower than that on input 2, then no voltage on is determind by which of the transistors Qla, Qlb 
signal appears at  the output connected to the conducor have the greater base current at the instant the power 
23. The conducor 23 and a conductor 22 are connected SUPPlY is pulsed on by the gate Circuit 29. The particular 
to the inputs of a NAND circuit 24. The NAND cir- one of the input transistors, Qla, Qlb having the larger 
cuit 24 produces an output on a conductor 25, 50 micro- 50 base current Will draw more collector current at  the time 
seconds after the comparator circuit 11 is turned on by the Positive Power supply is provided to the comparator 
the first delay circuit 17 provided the comparator 11 circuit. For example, if the voltage (or current) at the 
provides an output voltage signal on the conductor 23 in- input conductor 15 is larger than that on the input con- 
dicating that the input 1 is greater than the input 2. ductor 16, then the collector current of transistor Qla is 
Referring to FIGURE 2, the basic comparator circuit ij5 greater than the cokctor  current of transistor Qlb. The 
11 includes effectively two amplifier sections 5, 6 having transistor Q2b, which is diagonally-opposite of ‘transistor 
their inputs connected to opposite outputs of a differential Qla, has greater base current than the transistor Q2a 
amplifier section 7. Feedback circuits 8, 9 connect the and consequently the collector of the transistor Q2b draws 
outputs ol, oz of the amplifiers to the opposite side increasing CWrent. The CO&XtOr of the transistor Q2b is 
inputs I, 11 respectively of the differential amplifier 7. 60 connected to the output 2 on conductor 37 and increases 
Referring to FIGURE 3, the comparator circuit 11 with increased COkxtor current. A capacitor C8 is con- 
comprises NPN transistors Qla and Qlb connected to nected between the output 2 and a ground point 33. A 
form active elements of a balanced circuit which functions rise in voltage on the collector of transistor Q26 is cou- 
effectively as the differential amplifier 7, and PNp tran- pled back to the diagonally-opposite input transistor Qla 
sistors Q2a and Q2b which form effectively the two sep- 65 a feed-back network comprising the resistor R15, 
arate, single stage amplifiers 5 and 6, as shown in FIG, 2 .  a conductor 38, a resistor R1@, a capacitor C2. The rise 
NPN transistors Q3 and Q6 are provided and form a in voltage fed back to the base of the transistor Qla 
gating circuit 29 with resistors R19, R2.0, R7 and ca- increases its base drive and causes a regenerative action. 
pacitors C6, C1@ for conecting the emitters of transistors Similarly, the collector of the transistor Q2a as con- 
Q2b and Q2a which are conected to a voltage point 28, 70  nected to  output 1 is connected by a feed-back circuit to 
to a positive 6-volt voltage supply provided on conductor the base of the transistor Qlb through a network corn- 
301 in response to a positive input pulse provided on con- Prising a resistor R2, a conductor 39, a resistor R13 and 
ductor 19 from the delay circuit 17, Thus, normally the a capacitor C3. 
An increase in collector voltage connected to one of 6-volt power supply connected to conductor 30 which 
provides normal operation power to the circuit is not 75 the outputs which tends to turn on the NPN input &an- 
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sistor originally having the greater base current, also Among the many advantages of the present comparator 
turns off the PNP transistor directly above that NPN circuit is that it provides a true differential input arrange- 
transistor. In the example given where input 1 on con- ment along with good common mode rejection. Its pulsed 
ductor 15 is greater than input 2 on conductor 16, the operation gives precise control of the time of compari- 
increase in the collector voltage of transistor Q2b which son and it is compatible with present logic systems in 
tends to further forward Was the base of the transistor general, particularly those using digital systems. It pro- 
Qla and cause regeneration, also turns off the transistor vides greatly increased sensitivity with very low hysteresis 
Q2a as the increasing voltage at the output 2 tends to and excellent temperature stability. Its outputs are com- 
drive the base of the transistor Q2a positive through plementary and of a low impedance. Over all, the system 
a network comprising the resistor R15, the conductor provides a very low power consumption and is par- 
36, the resistor R4 and the capacitor C4. Further, since ticularly usable in control and computor systems used, 
the upper PNP transistors Q2a, Q2b, act as the collector for example, in satellites and other space vehicles. 
load for the differentially-connected NPN input tran- Although the invention has been described in its pre- 
sistors Qla, Qlb respectively, the turn off of the tran- ferred form with a certain degree of particularity, it i s  
sistors Q2a, or Q2b further aids in regeneration. In 15 understood that the present disclosure of the preferred 
other words, in the example given, the turn off of the form has been made only by way of example and that 
transistor Q2a, aids in the regeneration which is turning numerous changes in the details of construction and the 
the transistor Qla fully on. In this way, the particular one combination and arrangement of parts may be resorted 
of the input transistors Qla, Qlb originally having the to without departing from the spirit and the scope of the 
higher base current (Le., the transistor with the more 20 invention as hereinafter claimed. 
positive input voltage), rapidly saturates, clamping its 
corresponding output to its emitter potential. The other 
of the inuut transistors is cut off and its collector voltage 
and the- corresponding output, therefore, goes to tKe 
positive supply voltage appearing at the point 28. The 25 
two outputs on conductors 37, 41 are therefore comple- 
mentary. 
The NAND circuit comprises NPN transistors 44,  QS, 
connected with their emitter-collector circuits in series. 
A negative going output pulse appears on line 25 when 30 
an input pulse from the delay circuit 21 appears at the 
base of transistor Q4 before termination of the pulse 
from output 2 appearing at the base of transistor QS. 
In operation, the 700 microsecond delay circuit 17 
does not turn the comparator on for several hundred 35 
microseconds after the input is applied through the con- 
ductors 15, 16 to  permit the comparator signals to 
settle. Preferably, 50 microseconds later, the output from 
the comparator circuit 11 is sampled by the NAND cir- 
cuit and a negative output voltage pulse is provided on 40 
the conductor 25 when the voltage at input 1 is greater 
than the voltage at input 2. 
The input networks of the comparator circuit 11 pro- 
vide both limiting and decoupling functions. Capacitors 
C11, C12 serve to roll off the frequency response of the 45 
system thereby reducing high frequency noise pick-up. 
Resistors R22, R23 serve to decouple the amplifier 12 
from the comparator circuit input and thereby prevent 
amplifier oscillation. Diodes CR5 and CR6 prevent the 
comparator circuit inputs from going appreciably posi- 50 
tive, which tends to occur during amplifier saturation 
so that the collector voltage of Qlb always can go suffi- 
ciently negative during the time that it is saturated to 
keep Q5 cut off and pulses are never produced by the 
comparator when none should occur. 
To achieve very low hysteresis and shift of trigger 
point with temperature, the Comparator circuit is de- 
signed with near-perfect symmetry between its two sides 
or halves. Closely matched dual transistors are used for 
both the PNP and NPN stages. Resistor R1 and diodes 60 
CR1, CR2 are added to the unused output on conductor 
41 as a dummy load to maintain balance. Final balancing 
is accomplished with the potentiometer R12 located in 
the emitter circuits of the NPN transistors Qla, Qlb. 
cuit is less than 3.0 millivolts and the temperature drift is 
approximately 7 millivolts over a temperature range of 
-20" to plus 80" C. When referred to  the input of the 
differential amplifier, this drift occurs as less than 1 
microvolt per degree centigrade. Power consumption of 70 
the comparator circuit 11 is 1.2 milliwatts at 25" C. Com- 
55 
With the above described circuit, hysteresis of the cir- 65 
What is claimed is: 
1. A comparator circuit comprising: 
(a )  first and second input transistors having base ele- 
ments connected as first and second inputs respec- 
tively of the comparator circuit so that an input 
voltage introduced to an input forward biases its 
respective input transistor to turn on its emitter- 
collector circuit; 
(b)  first and second amplifier transistors having base 
elements connected to the emitter-collector circuit 
of the second and first input transistors respectively 
so that the amplifier transistors are forward biased 
by conduction of the emitter-collector circuit of their 
respective input transistors, the emitter-collector cir- 
cuit of each of said first and second amplifier tran- 
sistors being connected in series relationship with 
the emitter-collector circuit of each of said second 
and first input transistors, respectively; 
(c) 'power supply means connected to the emitter-col- 
lector circuits of the amplifier transistors on one 
side of each of said amplifier transistors; 
(d)  first and second comparator circuit outputs con- 
nected to the other side of the emitter-collector 
circuits of the first and second amplifier transistors 
respectively on the other side of each of said ampli- 
fier transistors; 
(e) feedback circuit means connecting the first and 
second outputs to the base elements of the second 
and first input transistors respectively so that as an 
amplifier transistor is forward biased it further for- 
ward biases its respective input transistor to turn 
its respective input transistor fully on whereby the 
input transistors compare input signals differentially 
and the input transistor having the larger input is 
turned fully on to fully forward bias its respective 
amplifier transistor so that a voltage signal appears 
at the output connected to the latter amplifier tran- 
sistor; 
( f )  a gating circuit interposed between the power 
supply means and the comparator circuit, said gating 
circuit connecting the power supply means to the 
comparator circuit for the duration of a control 
pulse introduced to its input so that the input and 
amplifier transistors are forward biased during said 
control pulse: and 
(g) a delay circuit connected to the gating circuit and 
introducing a control pulse to the input of the gating 
circuit a predetermined period after input signals 
are introduced to  the first and second inputs of the 
comparator circuit. 
2. The-comparator circuit of claim 1 including an out- 
put circuit connected to the second output so that an in- 
dicating signal is provided by the output circuit only when 
the input voltage provided to the first input is larger 
mon mode rejection of the comparator circuit 11 can 
be improved by replacing the resistor R11 with a tran- 
sistor so as to provide a constant emitter current to the 
input transistors Qla, Qlb. 75 than the input voltage provided to the second input. 
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